[bsp][ch32v003] add CH32V003F4P6-EVT support

[cms19859230182-lang]

Summary

• Add a BSP for the CH32V003F4P6-EVT board.
• The default image enables GPIO and UART1. USART1 stays on the default pins: TX PD5, RX PD6.
• Debug is the single-wire SWDIO pin, PD1. There is no on-board Link.

Test plan

• Built with WCH RISC-V GCC 8.2.0 (-march=rv32ec -mabi=ilp32e). The image is 15680 bytes of the 16KB flash.
• Downloaded to a CH32V003F4P6-EVT with WCH-LinkUtility, series CH32V003. Chip Mem was not changed.
• COM11 at 115200 shows the RT-Thread banner, MCU: CH32V003F4P6, and msh >.
• help lists help and backtrace.

Made with Cursor

[github-actions]

👋 感谢您对 RT-Thread 的贡献！Thank you for your contribution to RT-Thread!

为确保代码符合 RT-Thread 的编码规范，请在你的仓库中执行以下步骤运行代码格式化工作流（如果格式化CI运行失败）。
To ensure your code complies with RT-Thread's coding style, please run the code formatting workflow by following the steps below (If the formatting of CI fails to run).

---

🛠 操作步骤 | Steps

1. 前往 Actions 页面 | Go to the Actions page
   点击进入工作流 → | Click to open workflow →

2. 点击 Run workflow | Click Run workflow

• Use workflow from 保持默认分支（通常为 master）
  Keep the default branch (usually master) in Use workflow from
• 在 branch 输入框填写 PR 分支 bsp/ch32v003f4p6-evt
  Enter PR branch bsp/ch32v003f4p6-evt in the branch field
• 设置需排除的文件/目录（目录请以"/"结尾）
  Set files/directories to exclude (directories should end with "/")

3. 等待工作流完成 | Wait for the workflow to complete
   格式化后的代码将作为独立提交推送至你的分支。
   The formatting changes will be pushed to your branch as a separate commit.

完成后，提交将自动更新至 bsp/ch32v003f4p6-evt 分支，关联的 Pull Request 也会同步更新。
Once completed, commits will be pushed to the bsp/ch32v003f4p6-evt branch automatically, and the related Pull Request will be updated.

如有问题欢迎联系我们，再次感谢您的贡献！💐
If you have any questions, feel free to reach out. Thanks again for your contribution!

[github-actions]

📌 Code Review Assignment

🏷️ Tag: bsp_wch

Reviewers: @Maihuanyi

Changed Files (Click to expand)

• bsp/wch/risc-v/ch32v003f4p6-evt/.clang-format-ignore
• bsp/wch/risc-v/ch32v003f4p6-evt/Kconfig
• bsp/wch/risc-v/ch32v003f4p6-evt/README.md
• bsp/wch/risc-v/ch32v003f4p6-evt/SConscript
• bsp/wch/risc-v/ch32v003f4p6-evt/SConstruct
• bsp/wch/risc-v/ch32v003f4p6-evt/applications/SConscript
• bsp/wch/risc-v/ch32v003f4p6-evt/applications/main.c
• bsp/wch/risc-v/ch32v003f4p6-evt/board/Kconfig
• bsp/wch/risc-v/ch32v003f4p6-evt/board/SConscript
• bsp/wch/risc-v/ch32v003f4p6-evt/board/board.c
• bsp/wch/risc-v/ch32v003f4p6-evt/board/board.h
• bsp/wch/risc-v/ch32v003f4p6-evt/board/drv_usart.c
• bsp/wch/risc-v/ch32v003f4p6-evt/board/drv_usart.h
• bsp/wch/risc-v/ch32v003f4p6-evt/board/linker_scripts/link.lds
• bsp/wch/risc-v/ch32v003f4p6-evt/board/nano_libc.c
• bsp/wch/risc-v/ch32v003f4p6-evt/board/startup_ch32v00x.S
• bsp/wch/risc-v/ch32v003f4p6-evt/libraries/SConscript
• bsp/wch/risc-v/ch32v003f4p6-evt/libraries/ch32v00x/Core/core_riscv.c
• bsp/wch/risc-v/ch32v003f4p6-evt/libraries/ch32v00x/Core/core_riscv.h
• bsp/wch/risc-v/ch32v003f4p6-evt/libraries/ch32v00x/Peripheral/inc/ch32v00x.h
• bsp/wch/risc-v/ch32v003f4p6-evt/libraries/ch32v00x/Peripheral/inc/ch32v00x_adc.h
• bsp/wch/risc-v/ch32v003f4p6-evt/libraries/ch32v00x/Peripheral/inc/ch32v00x_dbgmcu.h
• bsp/wch/risc-v/ch32v003f4p6-evt/libraries/ch32v00x/Peripheral/inc/ch32v00x_dma.h
• bsp/wch/risc-v/ch32v003f4p6-evt/libraries/ch32v00x/Peripheral/inc/ch32v00x_exti.h
• bsp/wch/risc-v/ch32v003f4p6-evt/libraries/ch32v00x/Peripheral/inc/ch32v00x_flash.h
• bsp/wch/risc-v/ch32v003f4p6-evt/libraries/ch32v00x/Peripheral/inc/ch32v00x_gpio.h
• bsp/wch/risc-v/ch32v003f4p6-evt/libraries/ch32v00x/Peripheral/inc/ch32v00x_i2c.h
• bsp/wch/risc-v/ch32v003f4p6-evt/libraries/ch32v00x/Peripheral/inc/ch32v00x_iwdg.h
• bsp/wch/risc-v/ch32v003f4p6-evt/libraries/ch32v00x/Peripheral/inc/ch32v00x_misc.h
• bsp/wch/risc-v/ch32v003f4p6-evt/libraries/ch32v00x/Peripheral/inc/ch32v00x_opa.h

---

📊 Current Review Status (Last Updated: 2026-09-25 21:38 CST)

• ⌛ @Maihuanyi Pending Review

---

📝 Review Instructions

1. 维护者可以通过单击此处来刷新审查状态: 🔄 刷新状态
   Maintainers can refresh the review status by clicking here: 🔄 Refresh Status

2. 确认审核通过后评论 LGTM/lgtm
   Comment LGTM/lgtm after confirming approval

3. PR合并前需至少一位维护者确认
   PR must be confirmed by at least one maintainer before merging

ℹ️ 刷新CI状态操作需要具备仓库写入权限。
ℹ️ Refresh CI status operation requires repository Write permission.

[Copilot]

Copilot was unable to review this pull request because the user who requested the review has reached their quota limit.